Reducing Power, Leakage of Standard-Cell Design using Stack Transistor Logic Design

Research Area: Volume 7,Issue 2, March 2018 Year: 2018
Type of Publication: Article Keywords: Stack Transistor, MOS, Transmission Gate, Layout Design, Leakage Power
  • Richa Singh
  • Dilip Ahirwar
Journal: IJEIR Volume: 7
Number: 2 Pages: 88-91
Month: March
ISSN: 2277-5668
In this paper, a low leakage power optimizes CMOS layout designs. The approach is base on series-connected stack transistor technique. At first, the basic logic gate with conventional CMOS design and stack transistor base logic gate design is discussed. In stack technique, a two reduce size transistors are series connected with both gate terminals are interconnected to form single input.

Indexed By:

Our Journals

International Journal of Electronics Communication and Computer Engineering
ISSN(Online): 2249 - 071X
ISSN (Print) : 2278 – 4209
Submissions open
International Journal of Agriculture Innovations and Research
ISSN(Online) : 2319 – 1473
Submissions open
International Journal of Innovation in Science and Mathematics
ISSN : 2347 – 9051
Submissions open
International Journal of Engineering Innovations and Research
ISSN(Online) : 2277 – 5668
Submissions are open.

International Journal of Artificial Intelligence and Mechatronics
ISSN(Online) : 2320 – 5121
Submissions open
International Journal of Research in Agricultural Sciences
ISSN(Online) : 2348 – 3997
Submissions open

Submission Open

"Submissions Open For Vol. 11,Issue 1,Jan.- Feb. 2022"

Click here to submit article.........

Latest Updates

Submissions open

Submissions open


"Vol. 11,Issue 1,Jan.- Feb. 2022"

Published Papers

Accepted Papers are published in

1. Recently Published Issue.

"Volume 10, Issue 6, Nov.-Dec. 2021"


Dear Authors

Once author receives paper id, please always mention it in subject of your mail.

"Submissions Open"

Message for Authors