Parametric Optimization of Non Overlapped Clock Pulse Shift Register Design
Research Area: | Volume 6,Issue 3, May 2017 | Year: | 2017 |
---|---|---|---|
Type of Publication: | Article | Keywords: | CMOS, Pulse Latch, Power Dissipation, Area Optimization |
Authors: |
|
||
Journal: | IJEIR | Volume: | 6 |
Number: | 3 | Pages: | 137-140 |
Month: | May | ||
ISSN: | 2277-5668 | ||
Abstract: | This paper discusses the area and power optimization of shift register. The shift register is design using edge triggered flip flops. The use of latch in shift register creates timing problems which can be avoided by using pulse clock base latches as a basic cell in shift register. This resolve the timing problem created in shift register by using several non overlapping clock in a duration of pulses. This also reduces the number of cells which in turn reduces area of circuit. The shift register cell CMOS layout is design using 50nm technology in MICROWIND layout simulator tool. |
||
Full text:
![]() |
Indexed By:
Our Journals
IJECCE International Journal of Electronics Communication and Computer Engineering ISSN(Online): 2249 - 071X ISSN (Print) : 2278 – 4209 www.ijecce.org Submissions open |
IJAIR International Journal of Agriculture Innovations and Research ISSN(Online) : 2319 – 1473 www.ijair.org Submissions open |
IJISM International Journal of Innovation in Science and Mathematics ISSN : 2347 – 9051 www.ijism.org Submissions open |
IJEIR International Journal of Engineering Innovations and Research ISSN(Online) : 2277 – 5668 www.ijeir.org Submissions are open. |
IJAIM International Journal of Artificial Intelligence and Mechatronics ISSN(Online) : 2320 – 5121 www.ijaim.org Submissions open |
IJRAS International Journal of Research in Agricultural Sciences ISSN(Online) : 2348 – 3997 www.ijras.org Submissions open |