Parameter Optimization Performance Analysis of 4-Bit CMOS Layout for Adder

Research Area: Volume 2 Issue 2, March. 2013 Year: 2013
Type of Publication: Article Keywords: X OR, Tox, Full Adder, VLSI, Microwind 2
Authors:
  • Amrita Shukla
  • Prof. Sandip Nimade
  • Prof. Vikas Gupta
Journal: IJEIR Volume: 2
Number: 2 Pages: 111-114
Month: March
Abstract:
This paper we design 4-bit CMOS layout for 4-bit full adder with the help of half adder and other logic gates. In this paper we calculate power dissipation of gates and modules which we used in designing and also calculate the no. of transistors which were used in designing of gates. The result of simulation of adder layout is in Microwind2.

Indexed By:

Our Journals

IJECCE
International Journal of Electronics Communication and Computer Engineering
ISSN(Online): 2249 - 071X
ISSN (Print) : 2278 – 4209
www.ijecce.org
Submissions open
IJAIR
International Journal of Agriculture Innovations and Research
ISSN(Online) : 2319 – 1473
www.ijair.org
Submissions open
IJISM
International Journal of Innovation in Science and Mathematics
ISSN : 2347 – 9051
www.ijism.org
Submissions open
IJEIR
International Journal of Engineering Innovations and Research
ISSN(Online) : 2277 – 5668
www.ijeir.org
Submissions are open.

IJAIM
International Journal of Artificial Intelligence and Mechatronics
ISSN(Online) : 2320 – 5121
www.ijaim.org
Submissions open
IJRAS
International Journal of Research in Agricultural Sciences
ISSN(Online) : 2348 – 3997
www.ijras.org
Submissions open

Submission Open

"Submissions Open For Vol. 15,Issue 1, Jan. - Feb.,2026"

Click here to submit article.........

Latest Updates

Submissions open

Submissions open

For

"Vol. 15,Issue 1, Jan. - Feb.,2026"


 
Published Papers

Accepted Papers are published in

1. Recently Published Issue.


 

Dear Authors

Once author receives paper id, please always mention it in subject of your mail.

"Submissions Open"

Message for Authors